Designing a Novel high-speed ternary-logic multiplier using GNRFET Technology

Document Type : Articles

Authors

1 Computer Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran.

2 Department of Computer Engineering, Shahid Bahonar University of Kerman, Kerman, Iran.

Abstract

Abstract:
This paper presents a novel design of a ternary multiplier
based on graphene nanoribbon field-effect transistor
(GNRFET). GNRFET, as a new material with superior
physical and electronic properties, can be a good choice
instead of conventional devices such as metal–oxide–
semiconductor field-effect transistor (MOSFET) and
CNTFET. Moreover, multiple-valued logic (MVL) can
help to reduce area and decrease the computational step
compared with binary logic. We proposed a ternary
multiplier with the resistors to produce ternary logic. The
proposed multiplier performances are analyzed by
evaluating the delay, power, and power-delay product
(PDP), with 15 nm process technologies based on
GNRFET. The simulation results with HSPICE
demonstrate that the proposed design framework
outperforms state-of-the-art designs in circuit parameters.

Keywords


[1] Nayeri, M. and Nayeri, M. A Novel Design of Penternary Inverter Gate Based on Carbon Nano Tube. Journal of Optoelectronical Nanostructures. [Online]. 3(1) (2018, Jan.) 15-26. Available:http://journals.miau.ac.ir/article_2820_d23dc6473b27ce7def07b1dec9d1f1fd.pdf
 
[2] Talati Khoei, O., Hosseini, R. Device and Circuit Performance Simulation of a New Nano- Scaled Side Contacted Field Effect Diode Structur. Journal of Optoelectronical Nanostructures. [Online]. 4(3) (2019, Aug.)17-32. Available:http://jopn.marvdasht.iau.ir/article_3617_80af6300055af6b7b98e8893aa3b8ba2.pdf
 
[3] Ahangari, Z. Switching Performance of Nanotube Core-Shell Heterojunction Electrically Doped Junctionless Tunnel Field Effect Transistor. Journal of Optoelectronical Nanostructures. [Online]. 5(2) (2020, May) 1-12. Available:http://jopn.marvdasht.iau.ir/article_4221.html
 
[4] Riki, S., Serajeh Hassani, F. A Robust Single Layer QCA Decoder Using a Novel Fault-Tolerant Three-Input Majority Gate. Journal of Optoelectronical Nanostructures. [Online]. 7(3) (2022, Aug.) 23-45. Available:http://jopn.marvdasht.iau.ir/article_5336.html
[5] Talati Khoei, O. and Hosseini, R. Device and Circuit Performance Simulation of a New Nano-Scaled Side Contacted Field Effect Diode Structure. Journal of Optoelectronical Nanostructures. [Online]. 4(3) (2019,Aug) 17-32. Available: http://jopn.marvdasht.iau.ir/article_3617_80af6300055af6b7b98e8893aa3b8ba2.pdf
 
[6] Lone, S., Bhardwaj, A., Pandit, A.K., Gupta, S. and Mahajan, S. A Review of Graphene Nanoribbon Field-Effect Transistor Structures. Journal of Electronic Materials. [Online]. 50(6) (2021, Jun) 1-18. Availablehttps://link.springer.com/article/10.1007/s11664-021-08859-y
 
[7] Patel, P.K., Malik, M. and Gupta, T.K. An ultra-low-power and high-performance SRAM cell design based on GNRFETs. International Journal of Electronics Letters. [Online]. 9(4) (2020, Oct)1-11. Available:  https://www.tandfonline.com/doi/abs/10.1080/21681724.2020.1794048
 
[8] Farjadian, F., Abbaspour, S., Sadatlu, M.A.A., Mirkiani, S., Ghasemi, A., Hoseini-Ghahfarokhi, M., Mozaffari, N., Karimi, M. and Hamblin, M.R. Recent developments in graphene and graphene oxide: Properties, synthesis, and modifications: A review. Chemistry Select. [Online]. 5(33) (2020,Sep)10200-10219. Available: https://chemistryeurope.onlinelibrary.wiley.com/doi/abs/10.1002/slct.202002501
 
[9] Adesina, N.O., Srivastava, A. and Khan, M.A.U. Evaluating the Performances of Memristor, FinFET, and Graphene TFET in VLSI Circuit Design. In 2021 IEEE 11th Annual Computing and Communication Workshop and Conference (CCWC). [Online]. (2021, Jan) (0591-0595) Available: https://ieeexplore.ieee.org/abstract/document/9376125/
 
[10] Jamuna, S. A Brief Review on Multiple-Valued Logic-based Digital Circuits. ICT with Intelligent Applications. [Online]. 248 (2022, Dec) 329-337. Available:  https://link.springer.com/chapter/10.1007/978-981-16-4177-0_34
 
[11] Zahoor, F., Hussin, F.A., Khanday, F.A., Ahmad, M.R., Mohd Nawi, I., Ooi, C.Y. and Rokhani. F.Z. Carbon nanotube field effect transistor (cntfet) and resistive random access memory (rram) based ternary combinational logic circuits. Electronics. [Online]. 10(1) (2021, Jan) 79. Available:  https://www.mdpi.com/2079-9292/10/1/79
 
[12] Jaber, R.A., Kassem, A., El-Hajj, A.M., El-Nimri, L.A. and Haidar, A.M. High-performance and energy-efficient CNFET-based designs for ternary logic circuits. IEEE Access. [Online]. 7 (2019, Jul) 93871-93886. Available: https://ieeexplore.ieee.org/abstract/document/8759881
 
[13] Lin, S., Kim, Y.B. and Lombardi, F. CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE transactions on nanotechnology. [Online]. 10(2) (2009, Nov) 217-225. Available: https://ieeexplore.ieee.org/abstract/document/5340626
 
[14] Nayeri, M., Keshavarzian, P. and Nayeri, M. Approach for MVL design based on armchair graphene nanoribbon field effect transistor and arithmetic circuits design. Microelectronics Journal. [Online]. 92 (2019, Oct) 104599. Available: https://www.sciencedirect.com/science/article/abs/pii/S0026269219303295
 
[15] Nayeri, M. and Keshavarzian, P. A Novel Design of Quaternary Inverter‎ Gate Based on GNRFET. International Journal of Nanoscience and Nanotechnology. [Online]. 15(3) (2019, Aug) 211-217. Available: https://iranjournals.nlai.ir/handle/123456789/80129
 
[16] Akbari Eshkalak, M. and Faez, R. A Computational Study on the Performance of Graphene Nanoribbon Field Effect Transistor. Journal of Optoelectronical Nanostructures. [Online]. 2(3) (2017, Aug)1-12. Available: http://journals.miau.ac.ir/article_2427_0484c266b60db59cf25f2311f7eb43b4.pdf
 
[17] Madhuri, B.D. and Sunithamani, S. Design of ternary logic gates and circuits using GNRFETs. IET Circuits, Devices & Systems. [Online]. 14(7) (2020, Oct) 972-979. Available: https://ieeexplore.ieee.org/iel7/4123966/9247321/09247342.pdf
 
[18] Radsar, T., Khalesi, H. and Ghods, V. Graphene nanoribbon field effect transistors analysis and applications. Superlattices and Microstructures. [Online]. (2021) 106869. Available: https://www.sciencedirect.com/science/article/abs/pii/S0749603621000677
[19] Madhuri, B.D. and Sunithamani, S. Design of ternary logic gates and circuits using GNRFETs. IET Circuits, Devices & Systems. [Online]. 14(7) (2020) 972-979. Available: https://ietresearch.onlinelibrary.wiley.com/doi/pdf/10.1049/iet-cds.2019.0427
 
 [20] Zarandi, A.D., Reshadinezhad, M.R. and Rubio, A. A systematic method to design efficient ternary high performance CNTFET-based logic cells. IEEE access. [Online]. 8 (2020) 58585-58593. Available: https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9044858
 
[21] Tabrizchi, S., Panahi, A., Sharifi, F., Mahmoodi, H. and A Badawy, A.H. Energy-Efficient Ternary Multipliers Using CNT Transistors. Electronics. [Online]. 9(4) (2020, Apr) 643.  Available: https://www.mdpi.com/2079-9292/9/4/643/pdf
 
[22] Sharma, T. and Kumre, L. Design of low power multi-ternary digit multiplier in CNTFET technology. Microprocessors and Microsystems. [Online].73(2020,Mar)102959.Available: https://www.sciencedirect.com/science/article/abs/pii/S0141933119303229.